Adaptive video compression using variable quantization

ABSTRACT

An apparatus that compresses video data uses a compression coder having control registers loaded with compression parameters, the apparatus being controlled to sense the size of compressed video data resulting from compressing a portion of source video data using a set of compression parameters, to automatically reload compression parameters that change as a function of the sensed size of compressed video data (the changed parameters being used with the next portion of video data to be compressed), and to store with each compressed portion an indication of the compression parameters used in compressing the portion.

This is a continuation of application Ser. No. 08/611,025, filed Mar. 5, 1996, now abandoned, which is a continuation of Ser. No. 08/454,428 filed on May 30, 1995, now abandoned, which is a continuation of Ser. No. 08/048,458 filed Apr. 16, 1993, now abandoned.

CROSS REFERENCE TO RELATED APPLICATIONS

Patent applications Ser. No. 08/049,100, filed Apr. 16, 1993 entitled "Displaying a Subsampled Video Image on a Computer Display," U.S. Ser. No. 08/049,987, filed Apr. 16, 1993, entitled "Synchronizing Digital Audio to Digital Video," U.S. Ser. No. 08/048,490, filed Apr. 16, 1993, entitled "Video Peripheral Board Exercising Bus Master Control Over a System Bus of a Host Computer", and U.S. Ser. No. 08/048,782, filed Apr. 16, 1993, entitled "Adaptive Video Decompression" For Use in a Personal Computer filed herewith, are incorporated herein by reference.

BACKGROUND OF THE INVENTION

The invention relates to compression coding of a video program, and more particularly to an adaptive method for encoding successive frames of the video program.

As the costs of high-resolution color computer displays and processing power come down, one of the emerging applications for microcomputers is video post production--displaying and editing video images using the display of the computer as the monitor during the editing process. In order to use a microcomputer in a video editing system, a video source, typically a video tape recorder, is read and stored in digital form on the disk of a computer. The video may be edited in digital form and written back to a video device. Video editing presents a large computational and storage demand, easily seen in the sheer data volume of a video program--30 frames per second, over 300,000 pixels per frame, and several bits per pixel. In order to reduce the data volume, the video image data can be compressed as they are read, e.g., from video tape, and stored on disk. The data are then decompressed when viewed during editing or playback.

Selecting a video data compression method is a tradeoff between quality and quantity. More aggressive compression methods will reduce the amount of compressed data, but may result in lower-quality decompressed images. Generally, recovering the quality of the decompressed image requires the use of less-aggressive compression. Data compression algorithms generally have one or more adjustable parameters that control this tradeoff between quality and quantity; these coefficients are called "quantization factors" or "Q-factors."

The amount of compressed data produced for a frame of a video program will vary frame-to-frame as the content of the frames varies. In a known prior video compression method, a single set of Q-factors was used to encode each clip of a video program to be edited. The result was that the easy-to-compress program material, material that could have retained adequate quality even at more aggressive compression levels, consumed more data than required to present a good picture. Other harder-to-compress program material, material that required less-aggressive compression to avoid compression artifacts, was recorded at compromised quality. Additionally, when such material was edited, the editor was constrained to edit together only material that had been recorded with the same Q-factors.

SUMMARY OF THE INVENTION

The invention features, in general, a method for compressing video data by adjusting compression parameters (e.g., Q-factors) used by a compression coder as the video is being compressed. The compression coder is located on a peripheral controller connected to a host computer. In the method, the video data are compressed in portions, and each portion (e.g., a frame or a field) has an associated set of compression parameters used to compress that portion. The size of compressed video data resulting from compressing each portion is sensed, and the compression parameters are automatically changed as a function of the sensed size of the compressed video data. The changed parameters are loaded into the control registers of the compression coder and used in compressing the next portion of video. An indication of the compression parameters used in compressing each portion of video is stored with the compressed video to permit the proper parameters to be used in decompression. The method enables real-time adjustments in the compression parameters to match the quality setting for the program material to attain acceptable picture quality and data rates.

Preferred embodiments may include the following features. The adjusting of compression parameters includes determining whether the size of compressed video data exceeds a predetermined upper threshold value, and, if so, loading into the control registers new compression parameters that specify greater compression and lower quality than the original compression parameters. The adjusting of compression parameters also includes determining whether the size of the compressed video data is less than a predetermined lower threshold value, and, if so, loading into the control registers new compression parameters that specify lower compression and greater quality than the original compression parameters. The compression parameters are loaded into the control registers of the compression coder under the control of a state machine between compression of consecutive portions of video. The compressed video data are stored into buffers for a mass storage device of the host computer. The peripheral controller communicates to the host computer an index value indicating the compression parameters with which each portion of video data were compressed and with which the compressed video data can be decompressed. The compressed video data and decompression parameters corresponding to the index value are stored onto a mass storage device of the host computer. The peripheral controller also communicates to the host computer a count indicating the size of the compressed video data, and the host computer stores the count onto the mass storage device with the compressed data. The compressed video data are queued through a FIFO before storing, the FIFO allowing the host computer to process the stored compressed video data asynchronously from the compressing.

The preferred use of the invention is on a video editing system implemented by a host computer, an associated peripheral controller, and software controlling the two to carry out video editing functionality.

The invention features the following advantages. A user can specify a favorable trade-off level between compression quality and quantity, and the compression method will adapt to varying program material to maintain that level. Video segments recorded with different quality settings can be edited together; the settings for one segment will not cause another segment to be incorrectly decoded. During recording, the Q-factor information may be synthesized in the host computer so that bus bandwidth need not be consumed copying full Q-factor sets between the peripheral board and the host microcomputer. The Q-factor qualification for each frame is computed almost "for free" as a side-effect of compressing the previous frame.

Other advantages and features of the invention will be apparent from the following description of a preferred embodiment thereof and from the claims.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

A preferred embodiment will now be described.

Drawings

FIG. 1 is a diagrammatic perspective view of components used in a video editing system operating according to the invention.

FIG. 2 is a block diagram of a host computer and a video peripheral board used in the system of FIG. 1.

FIG. 3 is a block diagram of an alternate organization of the host computer.

FIG. 4 is a block diagram detailing some of the features of the video peripheral board of FIG. 2.

FIG. 5 is a diagram illustrating de-interlacing, an operation performed by the peripheral board of FIGS. 2 and 4.

FIG. 6 shows the format for a packet of compressed video data.

FIG. 7 is a block diagram of the bus control circuit of FIG. 2.

FIG. 8 shows the data structures by which the host communicates with the peripheral.

FIG. 9 is flow chart showing the operation of the system.

Overview

Referring to FIGS. 1 and 2, video editing system 11 includes peripheral board 10 that plugs into host computer 12. Other components include video tape recorder (VTR) 16, monitor 18, keyboard 20, mouse 22, and mass storage disk 24. The software providing video editing functionality is divided into two portions, one portion 26 that executes on the host computer's central processing unit (CPU) 28, generally providing a user interface and supervision, and one portion 14 that executes on the peripheral board, generally controlling the peripheral board, data transfer within the peripheral board, and data transfer between the host computer and the peripheral.

In video editing system 11, video is read through video input port 30, and audio is read through audio input port 32. As they are read, the video is digitized and compressed, and the audio is digitized. The video and audio are stored on the disk 24. The compressed video/audio data may be decompressed and played back onto display 18 and speakers (not shown). Video editing software 26 allows a user to assemble portions of the compressed video and audio into a video/audio program. As the user edits the program, he can play it and rearrange it in small increments, as small as a single field, or in assembled combination. Once the user is satisfied with the resulting program, it can be output at full frame rates through video output port 34 and audio output port 36 to a video capture device, e.g., VTR 16, or to a broadcast device.

Referring to FIG. 2, the peripheral board has video and audio ports 30-36 (to connect VTR 16 or other video device), bus control circuit 42 (to interface with host computer 12), various signal processing paths, and supervisory microprocessor 48. The paths include a two-way path through a compression/decompression coder/decoder (CODEC) 60 to transfer digitized video to or from host computer disk 24, and a one-way color-space conversion (CSC) and subsample path to display digitized video on host computer display 18. Video I/O port circuit 35 converts the video data from the VTR's analog form, e.g. NTSC or PAL, to a digital form, e.g., YUV 4:2:2 format, and puts the digital video on video bus 38. (Video bus 38 can also be written by CODEC 60 during video decompression.) A microprocessor 48 controls the components of the peripheral board.

During inputting of source video, CODEC 60 takes the YUV format video from video bus 38, compresses it into a compressed form, writes it to peripheral data bus 40. Bus control circuit 42 takes the compressed video from peripheral data bus 40 and stores it into buffers in the host's RAM 50. Host CPU 28 periodically flushes the buffers to disk 24.

During playback, the process is reversed: host CPU 28 reads the compressed video data from disk 24 into buffers in RAM 50. Bus control circuit 42 copies the data from the buffers to CODEC 60, which decompresses the data, and outputs them to video data bus 38. From there, the decompressed video data can be displayed to the host's display 18 through the subsample path, and/or output through video output port 34.

During recording and playback, the compression or decompression method is adapted to account for variations in the source material by methods that will be described in detail below.

Simultaneously, an audio channel transfers data from/to the VTR (or other audio source) to/from the peripheral's data bus 40 through an audio controller 62 and an audio I/O port 32, 36.

In an alternate organization of the host computer shown in FIG. 3, host computer's CPU 28, display memory (also called a "frame buffer") 44, main memory 50, and/or disk control 52 components may transfer data through a bus 54 private to host computer 12, with bus control interface 56 between the private bus 54 and system bus 46. In this case, the peripheral's bus control circuit 42 transfers data to/from the system bus 46, and the host's bus control interface 56 further directs the data to/from the devices on the host computer's private bus 54.

Referring to FIG. 5, some video formats, e.g., NTSC, interlace the scan lines of a frame. That is, rather than scanning a frame continuously left-to-right top-to-bottom, a frame is divided into two fields 70, 72. The first field 70 includes all of the odd-numbered scan lines, and the second field 72, transmitted after the entire first field is complete, includes all the even-numbered scan lines. The fields of the assembled frame are scanned alternately.

In any video signal, there is a vertical blanking period to reset the retrace from the bottom of the screen to the top of the screen. During the vertical blanking period, the electron beam is stopped so that it will not overwrite the previous field. During the vertical blanking period, there occurs a synchronization pulse called the "vertical synch" pulse. In interlaced formats, there are two vertical blanking periods per frame, and thus two vertical synch pulses, one at the end of each field. The two vertical synch pulses can be distinguished by their timing relationships to the actual image data of the two fields of a frame.

A common method for compressing image data uses a JPEG CODEC. In JPEG coding, each frame or field is encoded as a still image independently of other frames in the video. A 2-dimensional discrete cosine transform (DCT) is computed, typically on a square raster of the image. The JPEG standard defines "Q-factors" that may be varied to tune the compression to the chrominance and luminance characteristics of the source video material and to trade off quality of the decoded image (absence of compression artifacts) against storage space consumed by the compressed image. For instance, if some of the Q-factors are very large, they reduce corresponding video luminance or chrominance contributions to zero, effectively eliminating them from the compressed form, and thus reducing the amount of data used to represent the image, but also removing their contribution to the decompressed image. For a full description of Q-factors, see Pennebacker and Mitchell: The JPEG Still Image Data Compression Standard from VanNostrand and Reinhold, incorporated herein by reference.

During compression, peripheral board 10 has a "target" data size for encoding each field of video, typically in the range of 20-25K bytes. If the amount of data generated for a field overflows this target by a certain percentage, then the Q-factors are adjusted up to realize more aggressive compression of the next field. Similarly, if the amount of data generated for a field underflows the target by a certain percentage, then the Q-factors are adjusted down to achieve better quality in following fields.

Though the preferred embodiment allows Q-factors to change as often as each field boundary, the granularity can be any small portion of a video program, for instance a frame or a small number of frames, or a portion of a frame or field. Larger granularity will conserve storage space for encoding fewer Q-factor changes. Finer granularity allows the compressed video to be edited at finer boundaries, since the current embodiment only allows editing splices at a Q-factor boundary.

Structure

FIG. 4 shows the compression/decompression path through peripheral board 10 in more detail. Video data bus 38 carries video data generated by any of several components, e.g., video input port 30 or the decoder portion of CODEC 60. Data bus 40 carries subsampled video from the subsample path or coded video to/from the CODEC path. FIFOs 90, 92, 94 buffer data to/from data bus 40. Both the path from decompression FIFO 94 and the path to compression FIFO 92 are monitored by state machine 100. CODEC 60 has control registers 102 that control its operation. State machine 100 may write control registers 102 from a table of Q-factors 106. One-count register 107 holds a count of the compressed data input to or output from CODEC 60.

CODEC 60 is implemented as a three chip set from LSI Logic, the L64765QC-30 CSRBC, the L64735QC-35 DCT processor, and the L64745QC-30 JPEG coder. Among the control registers 102 of CODEC 60 are a set of 128 Q-factor registers, each 8 bits wide, 64 registers for chrominance and 64 for luminance. The data sheets for these chips are incorporated by reference.

Q-factor table 106 is a memory that can hold up to 256 Q-factor sets, representing 256 different quality settings. Each Q-factor set constitutes 128 8-bit values, corresponding to the 128 Q-factor control registers of CODEC 60. The Q-factor table is accessed by index; that is, each Q-factor set is accessed by an associated integer between 0 and 255. Although Q-factor table 106 has space for up to 256 Q-factor sets, the invention may operate with a smaller number actually filled, for instance four. The filled entries are ordered in their effect on compression; that is, a higher-indexed Q-factor set will result in a lower-quality but a higher-compression, lower-storage representation of a frame or field. Other organizations of the Q-factors in the Q-factor table are possible, as long as microprocessor 48 is programmed to take advantage of the organization.

The value of QINDEX register 108 determines which Q-factor set is currently loaded into the CODEC. QINDEX register 108 is readable and writable by state machine 100.

FIG. 6 shows data packet format 110 for an encoded video field as it is stored on disk. A full Q-factor set and data count are stored in the 131-word packet header. The Q-factors are stored as 64 chrominance entries and 64 luminance entries 112, 114. Identifier flags 111, 113 identify which 64 entries are chrominance and which are luminance. Each Q-factor is 8 bits, but in the packet, a Q-factor is padded out to 32 bits. A 32-bit count 115 indicates the number of words, lcount, of compressed data to follow, followed by the lcount words of compressed data 116 of the field image. Thus, each video field has its decode key, Q-factor set 112, 114, stored with it. Successive fields may be encoded with identical Q-factors, but the compressed images of the fields will nonetheless be stored with full, identical, Q-factor headers 111-114. This enables Q-factor changes to occur at any field boundary of the compressed video data.

Referring again to FIG. 4, state machine 100 is implemented in PALs. During compression coding, CODEC 60 counts the amount of compressed data generated; state machine 100 moves this count to lcount register 107 at the end of each field. During decoding, state machine 100 counts the words of a data packet encoding a video field to direct the successive words of the packet to the correct components of peripheral board 10. In particular, state machine 100 clocks Q-factor header 112, 114 into the Q-factor registers of CODEC 60 by selecting the CODEC output of demultiplexer 104 and the "control" mode of the CODEC. The next 4 bytes, lcount, are channeled to the lcount register via select signal 120 for demultiplexer 104. Finally, the state machine sets the "data" mode for the LSI chip set and clocks the actual image data into CODEC 60 for decompression.

Referring to FIG. 7, bus control circuit 42 interfaces system bus 46 to peripheral board 10. Buffer 220 buffers the bus data and address lines of system bus 46. Data buffer 224 buffers data to be sent to and received from system bus 46, and slave address latch 226 latches the addresses. Peripheral board 10 may act as bus master; when in this mode, bus master address generator 236 (in conjunction with microprocessor 48) generates the addresses for these bus transactions. Bus master/slave control logic 228 generates and receives bus control signals 230 to/from the bus and passes the signals 232, 234 from/to microprocessor 48 and other components of the peripheral board.

Microprocessor 48 and bus control circuit 42 cooperate to transfer data between the FIFOs 90, 92, 94 of the peripheral board and the host's RAM 50 efficiently. Microprocessor 48 monitors the fill level of the FIFOs, the amount of space remaining in the ring buffers in host RAM 50, and the amount of data in the CODEC (during record) or a packet (during playback) remaining before the end of a field, and issues commands to bus control circuit 42 to transfer a specified number of words of data to/from a FIFO from/to a specific address of host RAM 50. To reduce bus traffic, bus control circuit 42 breaks the request from microprocessor 48 into smaller blocks, typically 16 32-bit words of data per block. This blocking improves efficiency relative to transferring data one 32-bit word at a time, but also prevents any one transfer from tying up the bus for an unacceptably long time.

The preferred host computer is an Apple MacIntosh, model Quadra 950 or faster.

The video editing session is under the control of software 26 that runs on the CPU of the host computer. This software provides a graphical user interface to the human user for control of the video editing session, and supervises the operation of peripheral board 10.

In the preferred embodiment, microprocessor 48 controlling the peripheral board is a Motorola MC68030. A relatively fast microprocessor is chosen to satisfy the latency demands for real-time service. The components of peripheral board 10 under the control of microprocessor 48 include bus control circuit 42, subsampler and color space converter 80, and CODEC 60. The control is effected by monitoring subsample FIFO 90, compression and decompression FIFOs 92, 94, FIFOs in the audio path, and messages from the host CPU.

Host CPU 28 and peripheral board 10 communicate via the peripheral's command and status queue 64. The command and status queue is a bidirectional FIFO, analogous to a multi-lane highway with a median strip between separating the messages sent in one direction from those sent in the other. The queue occupies a single address on the system bus; to write a multi-word message to the peripheral, the host writes in turn each word of the message to the queue address. Microprocessor 48 drains these messages from the command queue 64 and acts on each in turn. The use of these data structures and messages will be discussed below, in connection with FIG. 8 and the subsample and playback operations.

Referring again to FIG. 4, video data bus 38, subsampler and color space converter 80, and CODEC 60 are constrained to operate at the rate of the video I/O system. But host computer 12, with its responsibility for servicing user programs and interrupts from various peripherals, cannot provide real-time service. Compression FIFO 92 and decompression FIFO 94 decouple the real-time operation and requirements of the synchronous video data bus 38 from the inherently asynchronous operation of host computer 12 and peripheral data bus 40. Compression FIFO 92 and decompression FIFO 94 are each 32 bits wide, 16K words deep, and use 25 ns parts. The coordination of flow control between the various FIFOs will be discussed below.

Operation

As the host computer is turned on and executes its bootstrap procedure, it queries the display system to find out whether an external display device resides on the system bus (as shown in FIG. 2), or whether the display is on the host private bus (as shown in FIG. 3), and at what addresses the display memory is mapped. The host also queries each of the peripheral boards in the expansion slots, and establishes memory addresses for each of them.

A part of its power-up routine, peripheral board 10 runs a self-test diagnostic (stored in ROM on peripheral board 10) and then waits for software 14 to be downloaded from host computer 12 to microprocessor 48. When video editing software 26 starts on host computer 12, it takes the host out of virtual memory mode so that peripheral 10 will have access to the address space of host 12. Host software 26 then downloads peripheral software 14 to the peripheral board. The downloaded software 14 institutes hand-shaking within peripheral board 10, and then hand-shaking with host CPU 28.

As the software 26 on the host computer begins execution, the host builds in its RAM a table of Q-factor sets also accessed by index, to be copied into the header area 111-114 of each field of compressed video. The host also downloads the peripheral's Q-factor table 106, in uncompressed form, to the peripheral. An initial, default set of Q-factors is loaded into CODEC 60. Host 12 allocates a disk buffer in its RAM 50 and tells the peripheral microprocessor 48 the address of the buffer.

Software 26 running on the host CPU 28 offers the user a number of choices. Among the choices are to copy video data from VTR 16 to disk 24 or vice versa. In the former case, while the subsample path displays the video on host display 18, CODEC 60 will simultaneously compress the video data, and bus control circuit 42 will copy the compressed image data to disk 24. If the user asks to view data stored on disk 24, or to decompress and copy the compressed video from disk 24 to VTR 16, bus control circuit 42 will fetch the data from disk 24 through system bus 46. The data will be buffered in decompression FIFO 94, then decompressed in CODEC 60.

When the user asks the system 11 to compress video data, the digitized video data are presented to video bus 38, for instance by VTR 16 and video input port 30, and consumed by CODEC 60. CODEC 60 compresses the video; the compressed data are buffered in compression FIFO 92. State machine 100 gets the data count from CODEC 60 and stores it into lcount 107 register, and based on that count sets the QINDEX register 108, which in turn selects the Q-factors 106 that will be used to encode the next field. From compression FIFO 92, the compressed video data are copied into the host computer's RAM 50. There, the host copies its copy of the Q-factors used to encode the data into the packet header 111-114 with the compressed data. Then, the compression parameters and the compressed data are written to disk 24 for storage.

The compression process will be described in more detail below.

The synchronous part of the encoding path, between video data bus 38 and compression FIFO 92, is largely under the control of the pixel clock and vertical synch pulse generated by the video I/O port. Each field begins with a vertical blanking interval, with its vertical synch pulse. On receiving the vertical synch, state machine 100 captures the value of variable QINDEX 108, the index into the Q-factor table 106 for the set of Q-factors used to encode the upcoming field. QINDEX register 108 is protected from being updated while state machine 100 is capturing its value.

While the QINDEX value is being captured, state machine 100 loads into the CODEC 60 gamma correction values that determine the color mapping from input video to output video values. (Programmable gamma values allow the coder to compensate for color differences between displays, for instance variations in the color response of different phosphors between different models of CRT.) After QINDEX 108 has been captured and the gamma values loaded, state machine 100 loads the set of the Q-factor table 106 indicated by the value of QINDEX into CODEC 60 by serially reading the Q-factors out of the table 106 and writing them to the CODEC's control registers 102.

At the end of each field, state machine 100 places CODEC 60 in compress mode, and generates a vertical synch pulse to CODEC 60. During the blanking interval, peripheral board 10 prepares for the upcoming field by loading gamma and Q-factor values. The first horizontal synch pulse signals the first line of the next field. CODEC 60 has been programmed to ignore the first few lines of the video (reserved for closed caption information, etc.), and with values that tell the number of scan lines and pixels per scan line, etc. CODEC 60 begins compressing the portion of the field that contains the actual image data.

After the digitized video data from video bus 38 are compressed through CODEC 60 into compression FIFO 92, state machine 100 requests the count of compressed data from CODEC 60 and stores it into lcount register 107.

At the next vertical blanking interval and vertical synch pulse, microprocessor 48 examines the lcount 107 value. If the amount of data for the just-compressed field exceeds a predetermined upper threshold, that is if it exceeds the target amount of compression data by a predetermined percentage, then peripheral microprocessor 48 selects a different set of Q-factors from Q-factor table 106 by incrementing QINDEX 108. This new set of Q-factors will cause succeeding frames to be compressed more aggressively, reducing the amount of data representing future frames. Similarly, if the amount of data for a field drops below a predetermined lower threshold, that is, if it underflows the target by a percentage, microprocessor 48 decrements QINDEX to select a different set of Q-factors to reduce the compression, thereby increasing the amount of data that will be generated, but also improving the picture quality of succeeding frames. Similarly, if the encoded data overflow or underflow the target by twice the percentage window, the state machine will increment or decrement QINDEX by an appropriate amount, two in the preferred embodiment.

The Q-factors in each set may be tailored to the program material--for instance, for natural video vs. animation vs. technical. The threshold bands are about 10%.

Note that the Q-factors used to encode each frame are those computed as a result of compressing the previous frame. An advantage to this method is that no extra pre-compression computation is required: a frame need not be evaluated before encoding to determine its compression quality, nor need a frame be re-compressed if it is found to have been compressed with the "wrong" Q-factors.

The above steps are repeated for each field of the video at the rate determined by the video clocks. Once the compressed pixels are stored in compression FIFO 92, the remaining processing, discussed next, may proceed asynchronously. The following steps are timing constrained in that they proceed quickly enough to prevent compression FIFO 92 from overflowing.

Referring primarily to FIG. 9, with reference to FIGS. 4 and 7, bus control circuit 42, with some assistance from the peripheral's microprocessor 48, transfers the compressed video data from compression FIFO 92 into disk buffers in the host's RAM 50. Bus control circuit 42 drains the data words from compression FIFO 92, and control logic 228 and address generator 236 block the data into 16-word blocks for bus transfer across system bus 46. Microprocessor 48 and address generator 236 account for the variable-length records counted by lcount register 107. At the beginning of each field, the address generator leaves 131 words in the disk buffer for header area 111-115 of a data packet. Microprocessor 48 counts the words used in each RAM buffer, and signals host CPU 28 when a buffer is complete and ready to be written to disk 24. Microprocessor 48 then provides the address of the next buffer to address generator 236.

At the end of each field, microprocessor 48 sends a message to host CPU 28. This message indicates the QINDEX value 108 that indexed the Q-factor set used to encode the frame, and the lcount value 107 of the number of words encoding the frame. Host CPU 28 indexes into its table of Q-factors, copying the appropriate entry into header 111-114 of the data packet. The lcount value may either be copied directly into the header 115 by bus control circuit 42, or may be copied by host CPU 28 from the "field complete" message. Alternately, microprocessor 48 may communicate the entire packet header 111-115, the Q-factors and lcount, to the host for verbatim insertion into the packet header. Thus, each encoded field has the data required for decoding packaged with it. Once the buffer is full and the Q-factors have been stored with the compressed data, host CPU 28 writes the buffer to disk 24.

Bus control circuit 42 and microprocessor 48 assume the entire real time burden of transferring the video data from CODEC 60 to buffers in the host's RAM 50. Transfer from the RAM buffer to disk 24 can be completed asynchronously by the host. The host's only responsibility during compression is to keep a sufficient supply of disk buffers available and empty for the peripheral's use during compression. The host maintains its supply of empty buffers by flushing the full buffers to disk 24.

When the user asks for decompression, for instance to play back a clip of previously-compressed video data, host microprocessor 28 and bus control circuit 42 assume the responsibility of keeping decompression FIFO 94 full by requesting data from the host computer's disk 24; this process will be discussed below. As CODEC 60 drains compressed data from decompression FIFO 94, state machine 100 sets CODEC 60 into a register load mode and counts off headers 112, 114 (64 8-bit entries each of the actual Q-factors) which are stored into the Q-factor registers of CODEC 60. Then, state machine 100 sets CODEC 60 into data decompress mode. State machine selects demultiplexer 104 to send the item, lcount 104, to lcount register 107. Then, the data are sent directly to CODEC 60 where they are decompressed and presented as digital video on video bus 38. Each 32-bit word of data provided to CODEC 60 decrements lcount register 107 by one, so state machine 100 can tell when it has presented all the image data of the field to CODEC 60.

Referring again to FIG. 8, for each frame it wishes to play back, peripheral microprocessor 28 sends a "PT₋₋ VideoFrameRequest" or "PT₋₋ AudioFrameRequest" message packet to host requesting the frame by timestamp ID indicated in member "frame." The peripheral queues up enough of these frame requests so that the host's buffer filling process will stay ahead of the peripheral's buffer draining process. The host translates that message into a request to the MacIntosh disk engine. Once the disk engine has put the data into RAM 50, the host CPU 28 sends a "PT₋₋ VideoFrameDescriptor" or "PT₋₋ AudioFrameDescriptor" packet back to the peripheral via command and status queue 64. This packet indicates the address in the host's RAM 50 at which the data have been read, and the data count. When microprocessor 48 and bus control circuit 42 have drained the data from buffers into decompression FIFO 94 and audio output FIFO 98, the peripheral changes the "type" of the packet to "PT₋₋ VideoFrameDiscard" or "PT₋₋ AudioFrameDiscard" and sends the packet back to the host through the command and status queue 64, interrupting host 28 to tell it to check the queue. The host puts the discarded storage back in its free pool.

The decompression operation may specify that a single frame (two fields) is to be decompressed, or that decompression is to be continuous until the peripheral board 10 receives a command to halt from the host 28. The single-frame mode is useful for compressing still graphics.

On a halt command, state machine 100 performs an orderly shut down of CODEC 60 by allowing it to complete decompressing any data it is working on, and preventing the loading of the next field's compressed data.

Microprocessor 48 is responsible for prioritizing tasks on the peripheral board. The subsample path is essentially always active displaying the video data on video data bus 38 onto the host's display 18, but in general any data movement through the CODEC path has precedence over the viewing operation: data loss during the tape-to-disk copying operation is effectively irreversible and should be prevented if at all possible. On the other hand, allowing the subsample path to lag the CODEC path--or omitting frames from the video display--is a failure with no lasting impact. The peripheral's microprocessor is responsible for maintaining the integrity of the copy stream by enforcing this priority. Microprocessor 48 controls the rate at which FIFOs 90, 92, 94 are unloaded, up to the saturation rate of system bus 46 of the host computer. Thus, the system can selectively choose the rate at which the video data are sent to the display memory, thereby changing the frame rate of the subsampled video presented on the display. This flow control is effected by the peripheral microprocessor 48: it monitors the fill level of the CODEC's FIFOs 92, 94, FIFOs on the audio path, and subsample FIFO 90, and uses this information to control the peripheral's bus transactions. For instance, if either of CODEC FIFOs 92, 94 are approaching full, microprocessor 48 suspends the bus control circuit's draining of the subsample FIFO 90 and gives immediate attention to draining the CODEC FIFOs 92, 94. In practice, the subsample window is updated nearly in real time (i.e., at close to video rates), with delays limited to two to four frames.

Referring to the central loop shown in FIG. 9, the peripheral's microprocessor 48 monitors the FIFOs and directs data transfers. Microprocessor 48 allows the FIFOs to fill sufficiently to efficiently transfer data in blocks. For instance, subsample FIFO 90 will be blocked into blocks of 16 32-bit-wide words for transfer across system bus 46. The gap between blocks allows other operations, for instance CODEC copy operations, audio channel copy operations, or dynamic RAM refresh cycles, to preempt the stream of subsampled video data. The result is that the display stream is completely asynchronous--the display in the subsample window will often be split between showing parts of two frames for a fraction of a second, usually a time too short to be distinguished by the human eye. During times when the CODEC stream is very full, for instance immediately after a scene change from easy-to-compress material to hard-to-compress material (for instance to a new scene with many more sharp edges), bus control circuit 42 suspends unloading subsample FIFO 90 for several frames until the data volume over the copy stream subsides. Subsample FIFO 90 may overflow during this time. The peripheral's microprocessor 48 will then flush subsample FIFO 90, wait for the next frame or field boundary, and then restart the subsample video stream.

Other embodiments of the invention are within the scope of the claims. 

What is claimed is:
 1. A method for compressing video data using a compression coder on a peripheral controller connected to a host computer, the video data comprising a sequence of consecutive portions, the compression method used by said compression coder to compress one of said consecutive portions being controlled by a set of quantization factors loaded into respective control registers of said compression coder, the method for compressing video data comprising, for each of said consecutive portions, the steps of:storing a plurality of different sets of quantization factors on said peripheral controller at the same time; compressing said one of said consecutive portions of said video data into compressed video data using said compression coder, said control registers having been loaded with one set of said plurality of different sets of quantization factors; sensing the size of said compressed video data resulting from compressing said portion using said set of quantization factors; automatically reloading into said control registers a new set of quantization factors selected from said plurality of different sets of quantization factors stored on said peripheral controller as a function of said size of said compressed video data; and storing said compressed video data and the set of quantization factors that was used in compressing said one of said consecutive portions, said compressed video data for each said portion being stored together with its respective set of quantization factors.
 2. The method of claim 1 wherein the step of automatically reloading further comprises the steps of:determining whether the size of said compressed video data exceeds a predetermined upper threshold value, and, if the size of said compressed video data is greater than the predetermined upper threshold value, loading into said control registers as said new set of quantization factors, a set of quantization factors that specify greater compression and lower quality than the set of quantization factors that had been used to obtain the compressed video data that had lust been compressed; and determining whether the size of said compressed video data is less than a predetermined lower threshold value, and, if the size of said compressed video data is less than the predetermined lower value, loading into said control registers as said new set of quantization factors, a set of quantization factors that specify lower compression and greater quality than the set of quantization factors that had been used to obtain the compressed video data that had just been compressed.
 3. The method of claim 1 wherein said new set of quantization factors are loaded into said control registers under the control of a state machine.
 4. The method of claim 1 wherein said compressed video data are stored into buffers for a mass storage device of a host computer, said buffers being located in the memory of said host computer.
 5. The method of claim 4 wherein said storing comprises:communicating to said host computer an index value indicating the set of quantization factors with which said each portion of said video data was compressed and with which said compressed video data can be decompressed; and storing said compressed video data and said set of quantization factors onto a mass storage device of said host computer.
 6. The method of claim 4 further comprising the steps of:communicating to said host computer a count indicating the size of said compressed video data; and storing said compressed video data and said count onto a mass storage device of said host computer.
 7. The method of claim 5 wherein said buffers have space reserved to allow the insertion of said index value used to compress said compressed video data and an indication of the size of said compressed video data.
 8. The method of claim 4 wherein said host computer is programmed with software implementing a video editing system.
 9. The method of claim 1 wherein said compressed video data are queued through a FIFO before the step of storing, said FIFO allowing a host computer to process said compressed video data that are in said FIFO buffer asynchronously from compressing by said compression coder.
 10. The method of claim 1 wherein each of said consecutive portions of said video data consists of one frame.
 11. The method of claim 1 wherein said video data is presented to said compression coder in an interlaced order, and wherein each of said consecutive portions of said video data consists of one field of said video data.
 12. A video editing apparatus, the apparatus comprising:a host computer having a mass storage device; a peripheral controller, the peripheral controller comprising:a video input port configured to receive a video input and provide digitized video; a compression coder taking as input said digitized video and producing as output compressed video data, the compression method applied by said compression coder being controlled by a set of quantization factors loaded into control registers of said compression coder; a counter configured to count portions of said compressed video data as said portions are output by said compression coder, said counter outputting a count indicating the size of each of said portions; compression adjustment means for storing a plurality of different sets of quantization factors on said peripheral controller at the same time and for automatically reloading into said control registers a new set of quantization factors from said plurality of different sets for use with future compression determined as a function of said count of said compressed video data; and a bus control circuit taking as input said compressed video data, and configured to cause each of said portions of said compressed video data and the respective set of quantization factors that were used to obtain each of said portions of compressed video data to be stored together in said mass storage device of said host computer.
 13. The apparatus of claim 12 wherein said compression adjustment means comprises:means for determining whether the size of each of said portions of said compressed video data exceeds a predetermined upper threshold value, and, if the size of said each of said portions of said compressed video data is greater than the predetermined upper threshold value, loading into said control registers as said new set of quantization factors, a set of quantization factors that specify greater compression and lower quality than the set of quantization factors that had been used to obtain the portion of compressed video data that had just been compressed; and means for determining whether the size of each of said portions of said compressed video data is less than a predetermined lower threshold value, and, if the size of said each of said portions of said compressed video data is less than the predetermined lower threshold value, loading into said control registers as said new set of quantization factors, a set of quantization factors that specify lower compression and greater quality than the set of quantization factors that had been used to obtain the portion of compressed video data that had just been compressed.
 14. The apparatus of claim 12 further comprising a state machine that loads said compression parameters into said control registers.
 15. The apparatus of claim 12 wherein said host computer has buffers for said mass storage device located in a memory of said host computer, and wherein said bus control circuit transfers said compressed video data into said buffers.
 16. The apparatus of claim 15 wherein said host computer has means to receive, for each of said portions of compressed video data, an index value indicating the set of quantization factors with which each of said portions of said video data was compressed and with which each of said portions of compressed video data can be decompressed; and wherein said host computer further comprises means to store said compressed video data and the set of quantization factors corresponding to each said index value onto said mass storage device.
 17. The apparatus of claim 15 wherein said host computer has means to receive a count for a respective portion of said compressed video data from said counter and to store said count in said mass storage device with said respective portion of said compressed video data.
 18. The apparatus of claim 16 wherein said buffers have space reserved to allow the insertion of said index value used to compress each of said portions of compressed video data and an indication of the size of each of said portions of said compressed video data.
 19. The apparatus of claim 15 wherein said host computer is programmed with software implementing a video editing system.
 20. The apparatus of claim 12 wherein said peripheral controller further comprises a FIFO in which said compressed video data is queued awaiting transfer to said host computer.
 21. The apparatus of claim 12 wherein each of said portions of said video data consists of one frame.
 22. The apparatus of claim 12 wherein said video data is presented to said compression coder in an interlaced order, and wherein each of said portions of said video data consists of one field of said video data. 